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Abstract—Network equipment power-consumption is under
increased scrutiny. To understand and decompose transceiver
power-consumption, we create a toolkit incorporating a library
of transceiver circuits in 45 nm CMOS and MCML (MOS
Current Mode Logic) and characterise power consumption using
representative network-traffic traces with digital synthesis and
spice tools. Our toolkit includes all the components required to
construct a library of different transceivers: line-coding, frame-
alignment, channel-bonding, serialization and deserialization,
clock-data recovery and clock generation. For optical transceivers
we show that photonic components and front end drivers only
consume a small fraction (<22%) of total serial transceiver
power. This implies that major reductions in optical transceiver
power can only be obtained with attention to the physical layer
circuits such as clock recovery, and serial-parallel conversions.
We propose a burst mode physical layer protocol suitable for
optically switched links that retains the beneficial transmission
characteristics of 8b/10b but, even without power gating and
VCO power optimization, reduces the power consumption during
idle periods by 29% compared with a conventional 8b/10b
transceiver. We make the toolkit available to the community at
large in the hope of stimulating work in this field.
Index Terms—Energy-efficiency, physical line coding, open-
source, toolkit
I. INTRODUCTION
The persistent growth in network traffic advanced by recent
developments, such as video sharing, IPTV and cloud-based
storage, is causing increased demands on the network switch-
ing capacity and energy consumption at both Internet core
and within datacenters [1]. Increasing the capacity of current
high-bandwidth electronic switches is not only technically
demanding it also leads to higher thermal-dissipation [2],
[3]. This leads not only to interconnect technologies with
high connectivity and capacity but lower latency, power-
consumption and cost. Among these, the energy performance
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of networked systems has become a 1st class property, of
interest to industry and researchers. It has been shown that
to make large energy savings through energy-proportionality
current computer systems must be made to do nothing well:
minimizing consumption when not in use [4]. Optical networks
continue to deliver on the promise of bandwidth, latency,
and low power utilization but, if optical switch fabrics are
to continue meeting their promise as a key component in
future, energy-proportional, systems [5], [6]; then we need a
generation of high-speed transceivers designed with energy-
proportionality as the 1st class property.
Context: Transceiver design has been focused upon pro-
viding high reliability with ever-higher levels of link capac-
ity (bandwidth) to meet ever-growing needs to interconnect
computer devices. This has led to optical transceivers that
are always on, exchanging information to remain syncronized
even when carrying no data. Such designs suit point-to-point
link communications; providing implicit information about the
point-to-point link status, even when no data was carried.
There are a wide range of transceivers, with electronics to
drive twisted pair copper, multi-channel co-axial copper and a
range of optical systems. Current commercial optical 10 Gb/s
transceivers have lower power consumption than twisted-pair
serial transceivers due to a lower complexity physical (PHY)
layer [7].1 Yet, in an earlier study, we showed that the
popular 8b/10b coding scheme can consume more power when
transmitting idle frames than when transmitting data [8].
Finally, a further power-consumption incentive comes from
the increasing move of communication end-points moved on-
chip in SoC processors. With predictions that a growing
proportion of the chip will need to be power gated at any
one time, the so called ”dark silicon” effect [9]. The serial
electronic transceivers which provide several Tb/s of off-chip
bandwidth required in high performance SoC processors are
already consuming >20% of the total power [10]. Silicon
photonics has been widely proposed as one of the solutions
to the processor communications bottleneck and energy is-
sues [11]. However, we show that optical transceiver power
is dominated by other physical layer (PHY) functions such
as serialisation/deserialisation (SERDES), clock recovery and
line coding. Hence a simplistic change from electronic to op-
tical transceivers will not reduce power consumption without
an accompanying change to the PHY layer. Furthermore, at
the packet-timescale an optical-switched system sets a new
1While the 10GBASE-CX4 copper standard has both a low complexity
and low power consumption this is due to a distance-constrained use of four
low-speed coaxial channels.
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Fig. 1: Top-level diagram of the transmitter showing the two alternative coding schemes, 64B/66B with 64:1 MUX or 8b/10b
attached to 20:1 MUX
optical pathway to each destination. Thus the physical layer
need not remain operating when idle and, without system-
wide time-syncronization, an optical packet-switch proposal
uses burst-mode receivers capable of fast locking to incoming
packets each having different frequency, phase and amplitude.
This requires per-packet clock recovery designs in a new PHY
implementation.
Contributions and Organization: In our work here we
adopt a holistic approach: maintaining that the entire
transceiver must be characterised to understand a total energy-
requirement. The energy requirement of the physical layer
of optical transceivers includes line coding, frame alignment,
channel bonding, serialisation and deseralisation, clock/data
recovery and clock generation. We present an exploration of
the potential power savings that can be made in the PHY
layer and present a proposal for power optimized optical
transceivers. The methodology we adopt is a characterization
of transceiver architectures by design and synthesis of a variety
of transceiver circuit blocks using a commercially available
45 nm CMOS process.
In this paper we make the following contributions: (1) We
characterize the power consumption of existing transceiver
architectures including a breakdown of power into coding,
serialisation, frame alignment and clock/data recovery func-
tions and compare with the consumption of low power silicon
front-ends; (2) We compare the power characteristics of serial
transmission with multi-lane designs to identify a power-
optimal combination of time division and wavelength division
multiplexing; (3) We characterize the power consumption of
burst mode transceivers and quantify the power savings which
can be made compared with current continuous transmission
protocols; (4) Alongside an open-source MCML-based cell
library which we make available to the research community,
we present a method for its’ power optimization;
The rest of the paper is organized as follows. Sections II
and III outline the design and synthesis of the CMOS and
MCML circuit blocks which make up our transceiver models.
Section IV presents the results including a comparison of the
transceiver circuit power consumption with recently reported
silicon photonic front end circuits and optical power require-
ments; characterisation of the SERDES power consumption
against bit rate; and characterisation of the line coding power
consumption under various operating conditions. Section V
discusses the potential for power saving in future burst-mode
compatible optical transceivers. It also gives further details
of the transceiver designs made available as a result of this
project. Finally, we end with a conclusion of the high-level
lessons from this work.
We describe in Appendix A: MCML Design and Optimiza-
tion information to enable researchers to recreate our efforts
and as a worked example that, while central-to this work, does
not constitute its principal contribution.
CONTEST Toolkit
We make available the 10 Gbps transceiver’s implemen-
tation as part of CONfigurable Transceiver Energy uSage
Toolkit (CONTEST) [12], a toolkit that contains a set of
Verilog, HSpice and Tcl scripts/code modules, which permit
the automated component’s optimization/design process using
standard 45nm CMOS technology library. This can also be
extended for the designs synthesised with any other CMOS
technology process.
II. TRANSCEIVER DESIGN
This section describes the main functional circuit blocks
of the transceiver. Top-level representations of the transmitter
and receiver are shown in Figure 1 and Figure 2 respectively.
Initially, the transceiver design was aimed at a payload bit rate
(before adding coding overhead) of 10 Gb/s. In later work, we
characterized the circuits at different bit rates to investigate
optimum bit rate versus power operating points.
A. Line Coding
The functions of the coding block include DC balance, byte
alignment within the serial stream and error detection. We
consider two popular encoding schemes: 8b/10b block code
and the scrambler-based 64B/66B.
8b/10b represents a class of parity-disparity DC-balanced
codes that map arriving 8-bit symbols into a 10-bit code words
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Fig. 2: Top-level diagram of the receiver showing the two alternative coding schemes, 64B/66B with 1:64 DEMUX or 8b/10b
attached to 1:20 DEMUX
using predefined code groups at run time on the word-by-
word basis [13]. The code limits the run length of identical
symbols in order to remove baseline wander in AC coupled
receivers and guarantee the required transition density for
clock synchronization. 8b/10b coding has excellent transmis-
sion properties but has a bit rate overhead of 25%. For this
reason, the hybrid-scrambled 64B/66B encoding scheme was
selected for 10 Gb/s Ethernet which reduces the overhead to
3%. The encoding module performs a framing function by
transforming the 64-bit data and 8-bit control inputs into a
66-bit block [14]. Each 64-bit data word is scrambled with
a 58th degree polynomial to ensure statistical DC-balance
and transition density and a 2-bit synchronization header
is appended to allow frame detection and alignment to be
performed.
Figure 1 shows block diagrams of the two alternative coding
schemes in the transmitter. In the 64B/66B case, the transmitter
accepts 64-bit data at 156.25 MHz and carries out encoding
and scambling. The resulting 66-bits are converted by the
gearbox to 64-bit interface at 161.13 MHz for more efficient
serialization. In the 8b/10b case, we implemented versions
with both 8-bit wide client-side data interface running at
1.25 GHz and a dual encoder with a 16-bit interface operating
at 625 MHz. Figures 1 and 2 show the 16-bit interface. In all
cases, phase differences between the coding block and client
side interface are compensated by a FIFO buffer. The receiver
side of the coding circuits perform decoding using the same
clock frequencies and interface widths and in addition perform
frame/byte alignment and error checking (Figure 2).
B. Serialization and Deserialization
The serialization and deserialization (SERDES) circuits
convert between the low-speed parallel data and a high-speed
serial bit stream. The multiplexing ratios depend on the coding
scheme used. In the case of 64B/66B, 64-bit sequences at
161.13 MHz are converted to 10.3125 Gb/s using a 64:1 ratio.
In contrast, a transceiver with 8b/10b coding performs either
10:1 or 20:1 multiplexing producing a line rate of 12.5 Gb/s.
As shown in Figures 1 and 3, the SERDES circuits are
implemented in a combination of static CMOS and MCML. In
order to find a power efficient SERDES design we engineered
a variety of configurations. For example, for 64B/66B, we
investigated 64:1 SERDES based on 64:N CMOS and N:1
MCML circuits where N = 2,4 or 8 (referred to throughout the
rest of the paper as 64:N:1). In a similar way, we investigated
8b/10b SERDES using 20:N:1 (dual encoder) and 10:N:1
(single encoder) cases, with N=2 or 4.
The CMOS SERDES circuits are implemented as shift
registers. The MCML circuits were implemented as binary
tree multiplexers constructed by cascading 2:1 multiplexer
cells, frequency dividers and delay lines, which were manually
optimized for the required bandwidth and timing operation.
Figure 3 shows an example of a 64:8:1 SERDES. The detailed
design process for CMOS and MCML circuits is presented in
section III.
C. Transmitter PLL and Clock/Data Recovery
For fast locking in burst mode and good jitter performance,
a low phase noise single stage CDR circuit was designed
as shown in Figure 4. The design considers: (1) the input
gain stage, which buffers the input data signal and isolates
the channel by inserting a high impedance component in the
path, (2) the frequency doubler unit, which allows for the
data signal to be delayed, phase shifted and then added back
to the original signal (to effectively double the number of
transitions), and, (3) the feedback loop stage (implemented
as an XOR gate), which is used for synchronizing outputs of
the Voltage Controlled Oscillator (VCO) and the frequency
doubler units. The output of this stage forms a periodic train
of pulses where the duty cycle determines the phase errors.
The rectification of the signal is achieved by the appropriate
(4) Low Pass Filter design, which, in its turn, controls (5) the
VCO unit by a slow varying sinusoid signal with a certain
DC offset. The design was synthesised in hardware using the
CMOS standard cell library for the low frequency components,
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(a) (b)
Fig. 3: (a) A 64:1 MUX block diagram. (b) A 1:64 DEMUX block diagram.
Fig. 4: Clock and data recovery unit
passive components for the low pass filter and, a MCML-based
ring oscillator shown in Figure 4 [15].
Commonly used PLL and CDR circuits often use multiple
stages in order to facilitate a stable and consistent operation.
This redundancy usually delivers high performance but the
synchronization process takes a relatively long time to achieve
a stable lock. The simplicity of our CDR design guarantees
a fast locking time ( 10 clock cycles) and maximum power
and area efficiency. Although realistic CDR implementation
may require some modifications to the design to account for
factors such as minor impedance mismatch, capacitive and
inductive resistance variations etc, we believe that the power
figures will be representative of real circuits. The CDR circuit
used in this work has a power to frequency ratio of around
0.25 mW/GHz and thus compares very favorably with reported
circuits based on a dual loop with feedback interpolation (2.2
mW/GHz) [16], injection locking (5.1 mW/GHz) [17], DLL
with analogue phase interpolator (5.2 mW/GHz) [18] and
phase rotator PLL with software control loop (1.0 mW/GHz
not including the processor and software platform) [19] even
when adjusting for the different CMOS processes used.
D. Channel Bonding
In order to find the power consequences of using multiple
lower bit rate serial streams rather than a single serial channel,
we designed a channel bonding circuit in Verilog which
eliminates skew between multiple channels using a separate
FIFO. In an optical link, these channels could be either space
or wavelength division multiplexed. We tested the circuit
operating on the output of two 8b/10b client side streams,
but the Verilog model is parametrised for higher numbers of
channels. The circuit is designed for burst mode operation.
III. CIRCUIT DESIGN
Whereas the low frequency coding circuits were imple-
mented using static CMOS, the SERDES and CDR used a
combination of CMOS and MCML logic families in order to
optimize operating frequency and power consumption. This
section describes the method used for the design of both logic
families.
A. Design of CMOS Circuits
Design of the static CMOS circuits started with Register
Transfer Level (RTL) Verilog Hardware Description Language
(HDL) descriptions and synthesised using Synopsys Design
Compiler with a commercially available 45 nm standard cell li-
brary. Constraints were set to minimize power consumption at
the required operating frequency. The typical clock frequency
margin used for synthesis is considered to be at least 15%
faster than the nominal frequency value. The synthesised Ver-
ilog netlist was simulated using Mentor Graphics ModelSim
to verify correct operation and store activity data for dynamic
power analysis. The input stimulus for the simulations was ex-
tracted from realistic 10 Gb/s Ethernet trace files and analysed
under (1) continuous data transmission and (2) continuous idle
transmission input setups. Synopsys PrimeTime was used to
generate power consumption data for each circuit block.
B. Design of MCML Circuits
Although new generations of CMOS technologies continu-
ously improve their performance and power characteristics due
to scaling, CMOS circuits are prone to generate a high level
supply noise while operating at high speeds [20]. The noise
factor limits the on-chip integration of digital blocks with their
analog counterparts. Logic families with differential-signalling
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ing SERDES configurations (electronics only)
0
1
2
3
Po
w
er
 C
on
su
m
pt
io
n 
[m
W
]
 
 
DA
TA
IDL
E
DA
TA
IDL
E
ENC
DEC
ALIGNRX
FIFOs
GEARTX
SCR
DSCR
8B10B
64B66B
Fig. 6: Coding block power
such as MOSFET Current Mode Logic (MCML) [15], [21],
[22], [23] are characterized by an improved noise immunity
and high-speed operation. The speed advantage is achieved
by the fact that the current, generated by a constant current
source, is steered between a pair of fully differential transis-
tors and produces a reduced-swing voltage drop at outputs
(in combination with specific voltage gains), reducing the
generation of logic level switching noise. It must be noted
though that the presence of the current sink implies a constant
power dissipation irrespective to the operating frequency or
input sequence applied. Power dissipation in MCML circuit
is dominated by a static power (P = Vdd  Iss) and is
independent of the operating frequency.
In this work an MCML cell library was developed. The
design process used the transistor models supplied with the
45 nm CMOS standard cell library and a semi-analytical
methodology developed in HSPICE environment for cells opti-
mization. To satisfy the required performance criteria of high-
speed operation and minimize power dissipation of individual
gates, we used HSPICE optimization solver. This allowed us to
produce the best case parameter variation model for a specific
subset of supply voltages, voltage swings and biasing currents
selected as the input characteristics. Appendix A describes the
design and optimization process for the MCML cell library
in detail. Once the MCML cell library optimization process
was complete, design of serialization, deserialization and CDR
circuits was performed. Correct operation was verified and
power measured using SPICE simulation.
IV. POWER CONSUMPTION ANALYSIS
Firstly we characterize the power consumption of the main
functional blocks of a 10 Gb/s transceiver to identify the
main power sources and optimize the configuration. Figure 5
shows the breakdown of transceiver power for a 10 Gb/s
transceiver with standard 8b/10b and 64B/66B coding for both
data and idle signals. The effect of various SERDES ratios is
also shown: for 64B/66B we consider a 64:8 CMOS circuit
combined with 8:1 MCML circuit to achieve the 64:1 SERDES
(henceforth called the 64:8:1 case) as well as the 64:4:1 and
64:2:1 cases. It can be observed that the optimum ratio depends
on the input frequency, with a 20:2:1 ratio being optimum
for 8b/10b transceivers with a 625 MHz input frequency,
but 64:4:1 ratio minimizes the power in the 64B/66B case
with a 156 MHz input frequency. In subsequent results, these
optimum ratios will be used.
It is useful to note that in Figure 5 the power consumption of
each subsystem in each design is represented as a percentage
of global consumption for that design; thus modest differences
in the coding and decoding subsystems will be dominated by
the total design-consumption. From this figure it is also clear
that current transceivers do not display energy consumption
proportional to use. It is clear that the SERDES and CDR
components, operating at line-rate, and being independent of
the type of data carried (idle vs. data); consume near-identical
power. This figure graphically illustrates how much power idle
frame transmission can consume despite no work being done;
a breakdown of the coding subsystem alone is illustrated in
Figure 6.
As previously reported [8], when generating 8b/10b idle
frames the coding block actually consumes greater power. This
is shown by the slight increase in coding power consumption
in the 8b/10b idle cases in Figure 5 and the significant
difference in coding block subsystems shown in Figure 6. This
is because, for 8b/10b idle ordered sets cause the disparity
control check every octet to invoke extra logic, whereas the
data sequences may use more balanced words than unbalanced
leading to lower power consumption. As shown in Figure 6,
it is the word boundary alignment function in the receiver
that has the greatest impact on 8b/10b codec power con-
sumption. The 64B/66B coding scheme has slightly higher
power consumption for data sequences compared with idle
sequences (up to 35%), but consumes higher power than
8b/10b in both cases. The main conclusion from Figure 5
is that SERDES dominates the 10 Gb/s transceiver power
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. VOL, NO. NO, DATE 6
0
5
10
15
20
25
Po
w
er
 C
on
su
m
pt
io
n 
[m
W
]
 
 
8/10
 & 2
0:2 
 
64/6
6 &
 64:
4 
CODE−RX
CODE−TX
CDR
DES
SER
FRNT−END
OPTIC
10.6%
11.3%
28.0%
23.9%
16.9%
5.2%
8.7%
9.7%
10.9%
28.6%
24.4%
13.5%
4.1%
Fig. 7: Distribution of 10 Gb/s transceiver power con-
sumption including front ends circuits and laser with
8b/10b and 64B/66B coding
0
5
10
15
20
25
Po
w
er
 C
on
su
m
pt
io
n 
[m
W
]
 
 
1x1
2.5G
(DAT
)
2x6
.25G
(DAT
)
2x6
.25G
(PRE
)
2x6
.25G
(RST
)
CODE−RX
CODE−TX
CDR(TX/RX)
DES
SER
FNT−END
OPTIC
10.6%
4.4%
11.3%
28.0%
23.9%
16.9%
5.2%
16.7%
7.0%
22.8%
18.9%
11.8%
17.4%
5.3%
17.0%
6.2%
23.5%
17.9%
11.4%
18.4%
5.6%
8.3%
3.9%
30.1%
20.0%
7.0%
23.5%
7.2%
Fig. 8: Power breakdown for 6.25 Gb/s optically switched
transceivers
consumption whichever configuration is chosen.
Figure 7 shows a comparison of the power consumption
of the main transceiver blocks with that of the front end
circuits and optical power requirements. For the front end
circuits, we use the figures obtained in a recent demonstration
of record low power 10 Gb/s silicon photonic components
[11]. This demonstration uses silicon ring resonator modulator
transmitter front end (minimum power including drivers of
0.66 mW) and silicon germanium photodiode receiver front
ends (2.6 mW minimum). The power figures include transmit-
ter drivers and receiver amplifiers with hybrid bonding to the
silicon photonic circuits. For the optical power requirement,
we assume a receiver sensitivity of -18 dBm [11], a typical
datacom link budget of 15 dB and an uncooled laser with
a wall plug efficiency of 50%. It can be observed that the
front ends and laser consume only 22.1% of the power with
the remaining 77.9% being consumed by the transceiver PHY.
The SERDES power consumes 52% of the total power.
As SERDES has been shown to dominate total transceiver
power including front end and optical sources, we now exam-
ine the optimum bit rate from power considerations. Figure 9a
shows the power consumption of the serialisation and deseri-
alisation circuits for serial bit rates between 1.25 Gb/s and
20 Gb/s. In each case, the parallel input frequency is constant
at 625 MHz and the multiplexer/demultiplexer ratio is varied
to get the required serial bit rate. We were able to synthesise
CMOS only multiplexer and demultiplexer circuits up to
6.25 Gb/s (10:1 multiplexer and 1:10 demultiplexer ratios)
without timing issues using the 45 nm standard cell library.
2:1/1:2 or 4:1/1:4 MCML circuits are required in addition to
CMOS in order to achieve higher bit rates. Figure 9b shows the
energy per bit at each bit rate. In can be observed that CMOS
only circuits achieve an average of 0.5 pJ/bit from 3.125 Gb/s
up to 6.25 Gb/s. The 1.25 Gb/s (2:1) CMOS configuration is
a special case as this synthesises to a simple 2:1 multiplexer,
rather than a shift register used at higher bit CMOS circuits
and has an energy per bit of only 0.12 pJ/bit. The CMOS and
MCML circuit configurations have a higher average energy of
0.95 pJ/bit at bit rates from 7.5 Gb/s up to 20 Gb/s.
V. DISCUSSION
Dominance of SERDES power and the higher values of
energy per bit found for combined CMOS and MCML circuits
means that the optimum bit rate for serial transceivers is the
highest frequency which can be synthesised for CMOS shift
registers which we call fE . In the case of the 45 nm standard
cell library used in this work with an input frequency of
625 MHz, this optimum bit rate, fE = 6:25 Gb=s. As optical,
front end and coding power scale linearly with bit rate (con-
stant energy per bit), fE also gives the optimum combination
of time division multiplexing (TDM) and wavelength division
multiplexing (WDM) for a given required aggregate bit rate.
Full custom design of the multiplexer circuits could push fE
to higher values at the expense of increased engineering costs.
Comparisons with other transceivers reported in the literature
are difficult due to the wide range of serialization ratios used.
However, the 16 Gb/s transceiver described in [16] uses a
high proportion of 90 nm CMOS-style circuitry and only
5:1 serialization ratio, but does not achieve lower power than
reported in this work, even adjusting for the bit rate and the
effect of CMOS scaling to 45 nm.
Although coding power has been shown to be a relatively
small proportion of the total power, it has important system
implications. The functions carried out by the coding scheme
are DC balance, frame alignment within the serial stream and
error detection. For burst mode transceivers using a per packet
preamble for clock recovery and word alignment (as would
be used in a switched network or for power gated links),
minimum sized Ethernet packets (64B) can be transmitted with
 0:3 dB power penalty using an AC-coupled receiver with a
typical low frequency cut-off of 100 kHz [24]. However, larger
Ethernet packets require DC balance for acceptable penalties.
As transceivers become ever more integrated with processor
and router logic, DC-coupled transceivers will be favoured
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Fig. 9: (a) Serialisation and deseralisation power against serial bit rate with a client side parallel interface running at 625 MHz;
(b) Energy per bit for the serialisation and deseralisation circuits combined, showing the differences between simple 2:1 CMOS
components, CMOS only shift registers and combined CMOS and MCML circuits.
as large coupling capacitors are difficult to fabricate on-chip.
However, for compatibility reasons, reducing jitter as well as
to retain the alignment and error detection capabilities some
form of coding is beneficial.
Although 64B/66B coding reduces the bit rate of the system,
in turn reducing optical and front end power, the total power
consumption is higher than for an 8b/10b coded transceiver
due to higher SERDES ratios and higher power coding circuits.
In addition, 64B/66B is not compatible with optically switched
or power gated systems due to long and unbounded frame
alignment times. The 8b/10b coding scheme on the other hand
has been shown to be low power and requires only 80 bits to
obtain frame alignment. However, 60% of coding block power
for data and 66% for idle is used for the barrel shifter and finite
state machine which carries out the frame alignment function.
Finally, based on the results presented in the previous
section, we propose a codec based on 8b/10b optimized for
low power in burst mode applications. The bit rate per wave-
length is chosen to be 6.25 Gb/s (multiplexer ratio of 10:1)
to eliminate MCML circuitry from the SERDES and hence
minimize SERDES energy per bit. In this scheme, we need two
wavelength channels per 10 Gb/s. Although, high bandwidth
systems would use many wavelengths, we compare a two
wavelength burst mode system (2 x 6.25 Gb/s) with a single
serial channel (1 x 12.5 Gb/s) as shown in Figure 10. Although
both cases require asynchronous FIFOs at the receiver output,
the two wavelength case requires additional logic for channel
bonding. To meet the burst mode requirement, transmission
only takes place when data is available with a preamble to
regain synchronization between transmitter and receiver. The
preamble consists of a single DC balanced (zero disparity) 10-
bit code word, suitable for both clock recovery and receiver
frame alignment, which is transmitted for a predetermined
time. Hence the transceiver has three states which we label:
data, preamble and reset. The 8b/10b encoder/decoder blocks
are disabled during preamble and reset, in other words their
inputs are held so that no dynamic power is dissipated. Further
reductions in power consumption can be achieved by power
gating circuit blocks while not in use, although the benefits
are critically dependent on the achievable wake up times
and the packet inter-arrival times in the workload. We leave
consideration of this for future work. However, the continued
use of 8b10b coding allows multiple packets to be transmitted
with a single preamble sequence without DC balance problem
during periods of heavy communication load. At the end
of the preamble time, the 8b/10b circuits are enabled, the
frame aligner is disabled and data transmission begins. An end
of packet or invalid received code word causes the receiver
to return to preamble state. If no new packets are waiting
at the transmitter at the end of a packet transmission, the
transmitter returns to reset state with the encoder disabled and
the serializer input set to all zeros. Similarly, if no optical
power is received for a predetermined number of cycles, the
aligner and decoder are disabled.
For typical sized Ethernet packets transmitted in burst mode,
Figure 8 demonstrates the reduction in power consumption
using the burst mode 2 x 6.25 Gb/s transceiver using the
proposed protocol compared with a conventional 12.5 Gb/s
transceiver using the 8b/10b protocol. For the burst mode
transceiver, the reduction in power compared with the conven-
tional transceiver is 2% for data, 8% for preamble and 29% in
the reset state. Large savings in SERDES are partially offset by
a higher receiver coding block power due to channel bonding.
However, these reductions are achieved despite the fact that we
still use MCML buffers in the 6.25 Gb/s ring oscillator based
VCO circuits leading to the CDR being the largest power
source for the burst mode transceiver. Replacement of the
MCML ring oscillators with a CMOS design in the burst mode
design will lead to further power savings in all three states.
These results show that, even without power gating, large
power savings can be made particularly during the periods
of low communication load. Future work will study power
savings based on realistic traffic profiles in large computer
facilities such as data centers.
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Fig. 10: Differences between the two 12.5 Gb/s optical links compared (a) conventional serial link (b) burst mode transceiver
suitable for power gated or switched optical links using two wavelength channels at 6.5 Gb/s each.
A modest proposal for future transceivers
We conclude to consider power-consumption as a 1st class
property motivates a reconsidered approach to the front-end
serialization and coding sublayers; tuning choices to suite the
bursty network traffic with relatively low levels of utilisa-
tion observed in many local-area and data-center networks.
Properties of such implementations compatible with switched
(optical) networks including those that incorporate power-
gating include 1. minimizing the number of MCML circuits,
for example, by removing them from SERDES systems and
restricting MCML use to the CDR circuit only; 2. making
codec choices that will lead to lower power implementations,
even when this requires a higher channel speed for the same
achieved data-rate; 3. minimizing clock recovery periods such
as through the use of a single-stage PLLs; and 4. making
a codec choice that facilitates fast frame alignment (e.g., 4
frames for 8b/10b versus at least 16 frames for 64B/66B),
thereby permitting longer idle periods.
Our proposed burst mode physical layer protocol (Sec-
tion V) suitable for power-gated optically switched links,
retains the beneficial transmission characteristics of 8b/10b
and even without power gating and VCO power optimization,
reduces the power consumption during idle periods by 29%
compared with a conventional 8b/10b transceiver.
VI. CONCLUSION
We show the power-consumption breakdown for an en-
tire communications transceiver. We note that, as ultra-low
energy silicon photonic communication components become
commonplace, the power consumption of the other transceiver
components must become the focus for major reductions
in transceiver power. Such reductions can only be obtained
with attention to the physical layer circuits and protocols
of which SERDES is the largest component. Our results
show that the high-speed sub-system, incorporating SERDES,
CDR, and clock recovery, can, despite relatively simple logic,
consume 50–60% of the total power. This is largely due to
the integration of standard CMOS and differential MCML
components operating at a high clock-rate.
As part of our discussion we enumerate a set of guidelines
for future transceiver design and to facilitate continued work in
this field we provide the 10 Gbps transceiver’s implementation
as part of CONfigurable Transceiver Energy uSage Toolkit
(CONTEST) [12], promoting direct comparison by enabling
other researchers to reproduce our results thereby permitting
meaningful comparison.
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APPENDIX A: MCML DESIGN AND OPTIMIZATION
Design of MCML circuits requires optimization of a large
number of parameters. Previous work in the field provided an
analytical description of all parameters used in the MCML
logic design process, and, reviewed the impact of these on
performance/power response [15], [21], [22], [23]. In this work
we developed an optimization toolkit, which allows deriving
an MCML cell-library parameters in automated way via using
a standard SPICE descriptions of MOSFET transistors and
satisfying the specific criteria in power efficiency and perfor-
mance measured as system’s outputs. In the following section
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Fig. 11: MCML inverter cell
we review the major operation principles and properties of a
typical MCML cell and provide the optimization procedure
used throughout the cell development process.
MCML design parameters and operation
A typical MCML gate is composed of three main blocks (as
shown in Figure 11): the pull-up network, implemented as a set
of resistors or active pMOS loads, the fully-differential pull-
down network, which steers the current between the branches,
and the current source. The performance of a gate is a function
of various metrics (voltage gain, voltage swing, and others,
please refer to Table II), and is determined/evaluated by the
corresponding adjustments made in transistor sizing, biasing
voltages, reference currents/voltages and differential voltage
swings. A complete list of variables that is typically used in the
optimization process is presented in Table I. The complete list
of power-performance-related metrics is presented in Table II.
The operation of a standard MCML inverter cell can be
described as follows. Due to presence of active loads R, a
voltage drop V = I  R is produced, permitting logical
1 and 0 states to be represented as V dd and V dd   V
voltages respectively. The use of active loads, implemented
as pMOS transistors conducting in the linear region (assumed
to provide a roughly linear transfer function response), allows
online adaptability that helps compensating any spontaneous
variations inside the circuit. Typical resistance values are on
order of 10s of K
s and require sink currents to be in the
order of couple of hundreds As. The increase in transistor
sizing, i.e. WP=LP ratio, lowers the load resistance, and,
as a rule, propagation delay of inverter circuit; it is also
followed by reduction in saturation voltage of the pMOS loads
causing degradation in linear response. An example of biasing
circuit that is used for parameter’s adjustment is given within
Figure 11.
In general, signal steering of a typical MCML gate is
performed by pull-up and pull-down networks formed of
pMOS and nMOS transistors. Topological representations of
nMOS differential networks which contain either a single
(Figure 11) or a multi-level logic (Figure 12), define the
logical function of the particular cell. It should be noted that
performance characteristics of MCML gates linearly degrade
with the logic depth of the pull-down network; this property
should be accounted in the high-speed MCML designs. The
nMOS network design structure of the commonly used MCML
cells is found in [25], [21], [26], etc.
Fig. 12: MCML D-type flip-flop cell
TABLE I: Classification of input variables
Parameter Description
V dd Supply voltage
V Voltage swing
WNi LNi Width and Length of nMOS
transistors of pull-down network
WP LP Width and Length of pMOS
transistors of pull-up network
WNS LNS Width and Length of nMOS
transistors in the current sink
Iss Current value produced in the current sink
VRfp VRfn Biasing voltages controlling active
load resistance and sink currents
Cload Output capacitance value
In order to keep all the transistors of the differential pair in
their saturation region, a reduced input signal level is produced
for the deeper logic levels of the circuit [20]. In general,
input level-shifting can provide the appropriate signal level
reduction but is detrimental to the gate’s delay, power and
area. On the other hand, this type of level-shifter enables
independent cell’s delay estimation and makes the automated
MCML circuit design possible. To facilitate the optimization
process, we assumed that transistor dimensions of all the input-
type level-shifters match the ones used inside the differential
pair of the gate itself.
The amount of sink current Iss produced inside a gate, is
characterized by biasing voltages Vrfn applied to the nMOS
current source transistor. This value is typically kept in order
of couple of hundred millivolts and is derived from a reference
current produced by a current-mirror circuit [21] with a
specified current matching ratio. The increase in Vrfn voltage
allows more current flowing through the circuit, which also
improves switching speed. The size of the current source
transistor is chosen to reduce its saturation voltage; larger
ratios of WNS=LNS improve the total output resistance, but
increase area and power dissipation.
The variation in transistor sizing, their biasing and input
voltage swing levels affect the quality of the output signal.
The parameter variation of pull-up (pull-down) network may
introduce asymmetry in signal response, affecting signal re-
generation and resulting in degraded signal rise/fall times
and propagation delay. The Signal Slope Ratio (SSR) metric
is designed to control the quality of the output waveforms
produced by defining the ratio between rise/fall times trf and
propagation delay Td [15]. The other parameters, the mid-
swing DC voltage gain Av, Noise Margin (NM), and the
Voltage Swing Ratio (VSR) directly affect output’s signal
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TABLE II: Problem statement for MCML circuit optimization
Satisfy: td = tREQUIRED
Minimize: Power dissipation Pd
Satisfy performance constraints:
Av  1:4, NM  0:4V
SSR  6, V SR  0:95
Optimize and record:
V dd, V , WNi, LNi, WP,
LP, WNS, LNS, Iss, VRfp, VRfn
Limit:
V th + V  V dd  V ddCMOS
150mV  V  V th
2WNmin  WNi  3m
find the smallest of LNi  LNmin
2WPmin  WP  3m
find the smallest of LP  2LNmin
5mV  VRfp  V th
2WNmin  WNS  5m
2LNmin  LNS  2m
400mV  VRfn  V dd
Iss = IREFERENCE
quality. The midswing DC voltage gain (Av) metric is a key
parameter controlling signal regeneration in cascaded circuits.
Usually, the voltage gain is optimized to be above the unity
value, allowing some extra margin for a differential signal
regeneration process [26]. The NM parameter characterizes
the ability of a circuit to form the correct output signal in
the presence of noise. The correctness of operation in these
conditions is guaranteed by an appropriate voltage gain, which
allows the extra margin between the generated input and output
voltage swings. The current steering capability of the circuit
is defined by the VSR parameter, which is the ratio between
the current in the driving branch, ION, compared to the total
current generated by the current source.
According to [20], three different power-delay regions can
be identified with voltage gain Av and voltage swing V
parameters assigned. These are 1) low-power high-delay re-
gion, 2) power-efficient delay-efficient region and, 3) high-
power low-delay operating region. The operation in these
regions is expressed by the power-delay trade-off equation
(13) in [20] and represents a combination of different design
parameters chosen during the optimization process. In this
work we attempted to work in power-efficient region, while
keeping logic swing and voltage gain as low as possible within
the range allowed by the noise margin.
To satisfy the main objectives for power-efficient operation,
we used a modest non-minimal transistor size values of pull-
down network which, not only provided the desired voltage
gain and a reduced impact of process variations, but also
allowed the regeneration capability of the circuit. The length
LNi of all the transistors (except the current source transistor)
was kept identical and close to minimum value. The width
of nMOS transistors WNi influenced the load capacitance
produced at output, with the corresponding increase in the
propagation delay of an input signal. Therefore, this parameter
is chosen carefully to satisfy both timing objectives and the
voltage gain Av variation goals. The level of supply voltage
Vdd defines the power characteristic of the gate. The product
P = Vdd  Iss shows the dominance of static power group
in MCML gate’s power profile. Based on this formula, lower
Vdd values account for better power profile. On the other hand,
supply voltage Vdd variation has a direct relationship to the
system’s output impedance and voltage gain, and, therefore,
should be chosen appropriately to account these as well.
MCML optimization and circuit design
MCML gate optimization process requires simultaneous
alteration in design variables represented in Table I to satisfy
the performance and power objectives formalized in design
parameters of previous section. HSPICE environment allows
a well-structured way of MCML circuit netlist representa-
tion; the internal topology is built upon the realistic n/p-
type MOSFET transistor definitions (can be found with a
standard CMOS cell library models) interconnected with the
other active/passive HSPICE components represented as the
circuit abstraction models, also called SUBCIRCUITS. The
optimization process starts with the definition of variable pa-
rameters and their limits, the optimization specifications (with
the .PARAM parameter=OPTx(init, min, max) format) and the
optimization goals (provided as .MEASURE statements with
the keyword GOAL stating limits) to be achieved. We per-
formed the transient type of analysis during the optimization
process and stored the output values for the future best-case
input/output parameter selection.
The automated optimization process consists of two global
steps: 1) MCML cell library design and optimization and 2)
the topological circuit design, which considers interconnection
of basic cells into complex circuits, which meet the timing
objectives.
MCML cell library optimization. The optimization pro-
cess is further subdivided into two main steps. Firstly, the
optimization procedure is run for a single-level logic gates
(Figure 11). The identical cells are cascaded into a chain of
elements and tested with various levels of fanout and capaci-
tive load. The parameter’s estimation procedure, performs the
required measurements of the output signals/measures (like,
propagation delays, output voltage swings, rise/fall times,
voltage gains, noise margins, power consumption and others)
simultaneously for every gate in a chain. Full specification
of MCML circuit optimization problem is given in Table II,
where V th is the threshold voltage of nMOSFET transistors
used in the design, V ddCMOS is the supply voltage of the stan-
dard CMOS process library used, and Wmin and Lmin are the
minimal transistor dimensions specified in the corresponding
transistor definitions. The optimization process is executed for
the entire list of variables specified; the adoption of appropriate
limits on these can reduce the overall optimization time. The
outputs which achieve optimization criteria are stored in a
separate file and are used in the second step of the tuning
process. The search sequence in which every parameter is
tuned (Table II), is adapted from [21], [15].
Based on the recorded values obtained in the first step of
parameters search, multi-level logic gates are optimized. Due
to the fact that every gate of the MCML cell library should
provide the necessary signal regeneration and stability charac-
teristics, the multi-level gates are optimized with the identical
supply voltage levels and input/output voltage swings to the
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TABLE III: MCML cell library design values optimized for minimum power dissipation
45nm fmax V dd V WN LN WP LP WNS LNS Iss Power
process [GHz] [V ] [V ] [m] [m] [m] [m] [m] [m] [A] [W ]
INV/BUF 20 0.9 0.35 0.2 0.05 0.3 0.1 1.0 0.1 31.77 28.6
XOR/XNOR 20 0.9 0.35 0.4 0.05 0.4 0.15 1.2 0.15 40.1 69.0
AND/NAND 20 0.9 0.35 0.4 0.05 0.4 0.15 1.2 0.15 39.1 67.3
D-FF 20 0.9 0.35 0.4 0.05 0.4 0.15 1.2 0.15 40.8 167.7
SEL21 20 0.9 0.35 0.4 0.05 0.4 0.15 1.2 0.15 41.3 74.4
Fig. 13: Critical timing analysis performed in 2:1 MCML
multiplexer
ones of single-level designs recorded previously. The other
search parameters specified in Table II are kept identical to
the single-level gate optimization process. Like the single-level
circuit optimization, the search sequence was adopted from
[21], [15]. In addition to MCML cells optimization, CMOS-to-
MCML and MCML-to-CMOS level converters were created
and tuned, providing the interface between the fully-custom
MCML and semi-automated CMOS circuit implementations.
Once the MCML library is designed, the recorded values
are further used in the biasing circuits configuration pro-
cess. An example of MCML cell biasing circuit is presented
in Figure 11. Biasing circuit allows a certain degree of
VRfp/VRfn voltage variations and allows fast tuning of the
circuit in case of any fluctuations. The design is based on
a simple two-stage push-pull operational amplifier described
in [27]. The HSPICE-enabled OPAMP optimization procedure
includes the proper transistor sizing with the corresponding
currents/voltages generation at each stage of the design. The
resulting implementation of the operational amplifier is further
tested as a part of MCML gate biasing and CDR circuits.
MCML circuit timing closure. Once the MCML cell
library is optimized and tested, the topological MCML circuit
design is performed. The novelty of automated MCML cell
library design procedure does not allow performing timing
analysis in toolkit-assisted way as it is usually done in CMOS
case. An example of fully-custom critical timing analysis for
a 2:1 MCML-based multiplexer is shown in Figure 13.
A critical path t1 is formed through the frequency divider
and selector circuits, with the additional impact introduced
by a delay line marked as 1. Since the input signal sampling
points for the flip-flop and selector circuits are not identical
(related to the direction of clocking signal propagation), the
setup time of the D-type flip-flop input is severely reduced. To
compensate this instability, clocking signal propagation times
are adjusted by variation in the corresponding delay line size
or characteristics (marked as 1,2 and 3). In particular, the
delay value of path t2 is enlarged to compensate the extra
shift introduced by path t1. A similar procedure for timing
closure is used at other stages of the binary-tree-like structure
of MCML-based multiplexer as well as demultiplexer designs
(Figure 3-b), and, in the latter case, the direction of clock and
data signal propagation is identical.
To conclude, high-speed SERDES designs were imple-
mented to meet timing constraints for 20 Gb/s operation
using the 45 nm CMOS process, allowing the possibility of
reusing the MCML cell libraries for a variety of applications.
Table III lists the main design variables used to satisfy these
performance objectives.
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